Appl. No.: 10/658,431 Docket No: IAT-P002 09/08/2003 Response/ Amendment

Nov 08 04 03:30p

Amendments to the Claims:

This listing of claims 'a ll replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently Amended) A 1 integrated multi-chip connector module comprising:

an array of substrate assemblies wherein each substrate assembly comprises: a substrate;

one or more integrated circuits emiconductor dice attached to the substrate;

10

5

a set of input connector pins, ea :h input connector pin further comprising a first end and a second end, wherein the first · nd is provided to receive an incoming signal, and the second end is electrically conne :ted to the one or more integrated eireuits semiconductor dice on the substrate; and

15

20

25

30

40

a set of output connector pins, ϵ ich output connector pin further comprising a first and a second end, wherein the first end is electrically connected to the one or more integrated eircuits semiconductor dice, and the second end is provided for transmitting a processed signal from the one or more in a grated circuits semiconductor dice as an output signal to the second end of each output: mector pin; and

a connector housing for encasin; the array of substrate assemblies, wherein the housing comprises a first set of signal pi i apertures through which extend the set of input connector pins to allow external electrical connection to a first external device, and wherein the housing further cor prises a second set of signal pin apertures through which extend the set of output connect or pins to allow external electrical connection to a second external device, wherein the coa nector housing further comprises injection-molding a thermally conductive composite around the array of substrate assemblies to fill a plurality of cavities between the array of substrate assemblies, the injection-molded connector housing thereby forming a semi onductor packaging for the one or more semiconductor dice while securing in place the array of substrate assemblies, the one or more semiconductor dice, and the pl, ality of input and output connector pins.

- 2. (Original) The integrated mu ti-chip connector module of Claim 1 wherein each 35 substrate assembly further comprises a set of pin anchoring means, the set of pin anchoring means anchors the in ut or output connector pins to the substrate assembly.
 - 3. (Original) The integrated mu ti-chip connector module of Claim 1 wherein the second end of each input or output cor i ector pin terminates in an electrically conductive pad.



Appl. No.: 10/658,431 Docket No: LAT-P002 09/08/2003 Filed: Response/ Amendment

Nov 08 '04 03:31p

10

15

- 4. (Original) The integrated multi-chip connector module of Claim 1 wherein the second end of each input or output con ector pin terminates in an electrically conductive cusp.
- 5. (Original) The integrated multi-chip connector module of Claim 1 wherein the one or more integrated circuits process a set of input signals in a first pinout orientation and redistribute a corresponding set of output signals in a second pinout orientation.
 - 6. (Currently Amended) The ir regrated multi-chip connector module of Claim 1 wherein the one or more integrated eiget its semiconductor dice receive a first set of data signals at a first electrical voltage level and generate in response a set of output signals comprising the first set of data ignals at a second electrical voltage level.
 - 7. (Original) The integrated in alti-chip connector module of Claim 1 wherein the set of output connector pins are provi led to electrically couple to a backplane.
 - 8. (Original) The integrated multi-chip connector module of Claim 1 wherein the set of input connector pins are electrically coupled to an external line card.
 - 9. (Cancel)
- 10. (Currently Amended) An it tegrated multi-chip connector module assembly method 20 comprising:
 - assembling one or more integer ed circuits semiconductor dice on a substrate frame;
- attaching a plurality of connect r pins to each substrate frame and electrically connecting 25 each connector pin to the one of more integrated circuits semiconductor dice on each substrate frame to transmit presessed signals from the one or more integrated circuits semiconductor dice;
- stacking into an array a plura i y of the substrate frames to form an assembly array of 30 substrate frames; and
 - encasing the stacked array of a bstrate frames in a connector housing, wherein the step of encasing the stacked array corporates injection molding a thermally conductive composite around the stacked array to elir inate a plurality of cavities between the array of
- 35 substrates to form a semicondu tor packaging around the one or more semiconductor dice and securing in place the stacks 1 array, the one or more semiconductor dice, and the plurality of input and output co mector pins.
- 11. (Cancelled) 40

Appl. No.: 10/658,431 Docket No: IAT-P002 09/08/2003 Filed: Response/ Amendment

Nov 08 04 03:31p

- 12. (Currently Amended) The integrated multi-chip connector module assembly method of Claim 9 10 wherein the step of electrically connecting each connector pin to the one or more integrated circuits on eacl substrate frames comprises wirebonding.
- 13. (Currently Amended) The integrated multi-chip connector module assembly method 5 of Claim 9 10 wherein the step of attaching each connector pin to the one or more integrated circuits on each sut: rate frames comprises a pin anchoring structure to secure the connector pin to the substre e assembly.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.